当前位置:网站首页>Wiring ability of twisted common centroid capacitor array under signal coupling constraints
Wiring ability of twisted common centroid capacitor array under signal coupling constraints
2022-07-22 20:41:00 【Our good side^-^】
G. Chen, B. Liu, S. Nakatake and B. Yang, “Routability of twisted common-centroid capacitor array under signal coupling constraints,” 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS), 2016, pp. 1-4, doi: 10.1109/MWSCAS.2016.7870152.
Abstract
At present, the layout of on-chip matching capacitors with high relative accuracy is solved . The distortion proposed in this paper CC It is placed in consideration of routability while reducing system mismatch caused by process gradient . We and spiral Method in SAR ADC On , Its have 1. Lower capacitance ratio mismatch ;2.100% Cabling success rate of .
research
Signal coupling constraints
Two capacitors of the same unit should not cross , Will cause additional coupling .
Two layer wiring success rate 100%
Data sets
Difference successive approximation ADC 65nm
Experimental index
and spiral Manual wiring required 6 Layer by layer A little metal layer is used .
SAR ADC INL DNL , All ratio spiral Many small .
【 Why is it divided into LSB MSB?】
The specific methods
边栏推荐
- Process fork
- 正则表达式学习笔记
- Analysis of class parameters in pytoch, source code analysis of in class member function.Parameters (), acquisition of parameter set, registration and assignment of parameters, source code analysis
- 1049 counting ones (30 points)
- pytorch 动态调整学习率,学习率自动下降,根据loss下降
- Pytorch网络训练流程的作用原理:源码分析optimizer.zero_grad()loss.backward()optimizer.step()
- 1064 Complete Binary Search Tree (30 分)
- Image quality assessment
- 【面试:基础篇03:选择排序】
- vim配置
猜你喜欢
随机推荐
1087 All Roads Lead to Rome (30 分)
【FPGA】:频率测量
c语言unsigned int和int
1087 all roads lead to Rome (30 points)
考虑器件匹配和寄生最小化的共质心电容器布局生成
1068 find more coins (30 points)
进程fork
【FPGA】:MicroBlaze的使用
C language (Itoa function)
Constructive common centroid placement and routing of binary weighted capacitor arrays
Intensive reading of Detr paper and analysis of model structure
Advent of code 2020 -- 登机座位问题
[FPGA]: IP Core - - DDR3
1057 Stack (30 分)
Latex compiles and reports errors in vscode `recipe terminated with error Retry building the project.
【FPGA】:ip核--Divider(除法器)
Analysis of class parameters in pytoch, source code analysis of in class member function.Parameters (), acquisition of parameter set, registration and assignment of parameters, source code analysis
7-4 Helping the Couriers (30 分)
1080 graduate admission (30 points)
MySQL index