当前位置:网站首页>Allegro (cadence) export Gerber file steps
Allegro (cadence) export Gerber file steps
2022-07-20 09:55:00 【wkonghua】
Recently learned to use cadence The software designs several circuit boards , Export during use gerber The operation steps and error prone settings are summarized , export gerber Steps are as follows :
One 、 Set parameters ( Setting accuracy 、 Inspection parameters ) Generate drill holes ( Parameters ) file :
Two 、Drill Legend、Drill Drilling documents :
If irregular drilling files are required , At output NC Route that will do
3、 ... and 、 Output photo file :
In the case of using generic parameter templates , Add or delete some subclasses in the class as needed , Here's the picture :
After setting the above steps , choice Apertures——>Edit:
And then click OK, After setting this step, you can see art_aper.txt appear .
Check Shape——>Global Dynamic Shape Parameters, Check whether the parameter accuracy matches correctly :
Last in Domain Selection Choose select all, perform Create Artwork that will do .
After performing all the above steps , You can check the output file .
边栏推荐
- 2D & 3D pose dataset
- Add directory navigation to personal blog website articles
- Mysql45 talking about reading notes in simple terms index (5)
- Stm32f4 uses a timer to output multiple PWM waves with different frequency duty cycles (including codes)
- 代码审计之若依系统
- Many new features of ktor2.0 were thought of a year ago and have been implemented in the project
- vivado2020在编译过程中报错总结
- 最小二乘法线性拟合及其代码实现(C语言)
- Deep Snake for Real-Time Instance Segmentation
- 单电源运放和双电源运放及其供电方式选择与转换的注意事项
猜你喜欢
RS232标准DB9接口定义
1人天搞定9人天的日志接入开发——基于指令集物联网操作系统的项目开发实践
最小二乘法线性拟合及其代码实现(C语言)
vivado2018.2版本带PS侧配置(bd)调用modelsim仿真时:(vlog-13006) Could not find the package (sc_util_v1_0_3_pkg)
FreeRTOS thread safe and interrupt safe printf implementation
Detailed explanation of multiresolution decomposition and reconstruction of wavelet analysis
Infrared decoding program based on timer capture function (NEC protocol)
Stm32f4 uses a timer to output multiple PWM waves with different frequency duty cycles (including codes)
Program verification of one-dimensional wavelet transform based on cyclic convolution (C language)
全志T507去掉IO扩展芯片,保留扩展引脚功能
随机推荐
The difference between bitwise negation and logical negation in Verilog language
vulnhub 靶机 Jangow: 1.0.1
Interpretation of text compression aided transformer encoding
QT calls external exe program (the simplest and easiest to use)
Add directory navigation to personal blog website articles
Precautions for the selection and conversion of single power supply operational amplifier and dual power supply operational amplifier and their power supply mode
STM32 CubeIDE 断点失效的解决方法
2D & 3D pose dataset
Infrared decoding program based on timer capture function (NEC protocol)
G2L系列 核心板 -RZ/G2L 处理器简介|框架图|功耗|原理图及硬件设计指南
內網滲透隧道技術的相關知識
Mysql45 talking about reading notes in simple terms index (5)
Depth evaluation of Ruixin micro rk3568 development board
最小二乘法线性拟合及其代码实现(C语言)
瑞萨G2L核心板及开发板上手评测
RTOS——RT-Thread Studio
vivado2018.2版本带PS侧配置(bd)调用modelsim仿真时:(vlog-13006) Could not find the package (sc_util_v1_0_3_pkg)
ZYNQ ARM核之SCU
SCU of zynq ARM core
FPGA -- detailed explanation of the principle of displaying images with VGA timing (2)